A 10-Bit 100-MSample/s Pipelined Analog-to-Digital Converter Using Digital Calibration Technique

Tohid Moosazadeh and Mohammad Yavari
IC Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology
Tehran, Iran
E-mails: moosazadeh@aut.ac.ir, myavari@aut.ac.ir

Abstract: This paper presents a 10-bit 100-Msample/s pipelined analog-to-digital converter (ADC) using the foreground mode of calibration technique proposed in [1]. This technique can overcome the capacitors mismatch, gain error, and amplifier nonlinearities. Simulation results show that the ADC achieves a peak signal-to-noise-and-distortion ratio (SNDR) of 64 dB, a peak spurious-free dynamic range (SFDR) of 74 dB, a differential nonlinearity (DNL) of 0.12 least significant bit (LSB) and an integral nonlinearity (INL) of 0.3 LSB for a sinusoidal input signal with 30 MHz frequency. The ADC core (without calibration circuitry) consumes 27mW power from a 1.8V supply voltage in a 90-nm CMOS technology.

Keywords: Pipelined ADCs, capacitor mismatch, gain error, amplifier nonlinearities, digital calibration.

1. Introduction
Design of high-performance pipelined ADCs is an interesting topic in the ADC concept. As device dimensions and supply voltages are scaled down, design of high speed and high resolution pipelined ADCs becomes more challenging. Capacitor matching and high-gain amplifiers are the main issues in the design of high resolution pipelined ADCs [2-4].

A common way to overcome the performance limitations in pipelined ADCs is to employ a calibration technique. Generally, there are two types of calibration methods. First types are named foreground calibration methods where the converter normal operation is stopped and then the error measurement process is performed. In this case, if the error sources change over the time, a new calibration cycle has to be started [5]. Second types of calibration techniques operate in the background where they improve the ADC linearity without interrupting the converter normal operation [5]. When calibration is done in the digital domain, it can take advantage of scaling. The cost of this calibration technique is the increased complexity in the digital domain, but, the area and power dissipation in digital part can be reduced through scaling.

This paper describes a pipelined ADC where calibrated with foreground mode of digital calibration technique reported by authors in [1], to achieve high-speed and high-resolution simultaneously without needing high precision analog building blocks. The paper is organized as follows. Sect. 2 describes the ADC architecture. The calibration technique is presented in Sect. 3. Section 4 addresses the circuit design of the ADC building blocks. Section 5 presents the circuit simulation results. The conclusions are given in Sect. 6.

2. ADC architecture
Pipelined ADCs are composed of several low-resolution stages. In each stage, the input is sampled and quantized by the sub-ADC, and then the residue signal is amplified using a switched-capacitor multiplying digital-to-analog converter (MDAC). The ADC general block diagram is shown in Fig. 1. Commonly, 1.5-bit/stage architecture is used for high speed pipelined ADCs [6]. Each 1.5-bit stage is composed of a 1.5-bit sub-ADC and a 1.5-bit MDAC circuit. With bit redundancy and digital correction in a 1.5-bit/stage configuration, pipelined converters are insensitive to offset errors in their sub-ADCs and amplifiers, and the errors mainly stem from the gain errors and nonlinearities in the amplifiers [2, 3].

A circuit implementation of the 1.5-bit stage is shown in Fig. 2. During sampling phase, φs, the input voltage is sampled on sampling capacitor Cφ and the feedback capacitor, Cref, is discharged. During the next phase, φt, the capacitor Cφ is switched in the amplifier feedback loop, while the capacitor Cref is switched to -Vref, 0, Vref, depending on the sub-ADC output, D. This configuration is chosen instead of the commonly used capacitor flip-around configuration; because here, signal and the sub-DAC output see the same gains and hence the calibration process is simplified [3].

Fig. 1: General block diagram of pipelined ADCs.
where \( \beta_{ij} \) is the \( i^{th} \) stage linear term coefficient. Because the stage input is the same in the two modes, \( D_{out,i} = D_{out,j} \), so:

\[
\beta_{i}(D_{out,j} - D_{out,i}) = D_{i}
\]

Therefore the stage coefficient can be extracted from two stored values and the stage sub-ADC output in normal mode operation. To simplify the needed hardware in the coefficient extraction, we can use the Least Mean Square (LMS) algorithm [7] as:

\[
\beta_{i}(n+1) = \beta_{i}(n) + \mu e(n)D_{out,i}
\]

where \( \mu \) is the LMS algorithm update step size, \( n \) is update index and

\[
e(n) = 1 - \beta_{i}(n)(D_{out,j} - D_{out,i})
\]

Hence, without any dependency to the accuracy of the calibration signal, the stage linear error is extracted. By extending the applied technique, the nonlinear term coefficient in the stage inverse function, (1), can also be extracted.

If the full swing input is applied to the amplifier, the maximum deviation is obtained from the ideal input-output faction of the amplifier. With this view, another calibration signal with a value of 0.5\( V_{ref} \) is used. Because the stage should be configured in multiply-by-two mode, so the maximum input that caused the stage output to reach to its maximum value is 0.5\( V_{ref} \). Since the amplifier has the offset error, the input cannot be as large as this value. So, for nonlinear error extraction, a second calibration signal is applied to the stage with a value slightly less than 0.5\( V_{ref} \). In this condition for linear and nonlinear term coefficients extraction, two discussed calibration inputs are applied in the two different mentioned modes and the results are stored in the memory. With these stored results we have:

\[
\begin{align*}
D_{out,i} &= D_{i} + \beta_{i}D_{out,i} \\
D_{out,j} &= \beta_{j}D_{out,j} + \beta_{j}D_{out,i}
\end{align*}
\]

Hence, the coefficients are extracted as follows:

\[
\begin{align*}
\beta_{i}(n+1) &= \beta_{i}(n) + \mu_{i}e(n)(D_{out,j} - D_{out,i}) \\
\beta_{j}(n+1) &= \beta_{j}(n) + \mu_{j}e(n)(D_{out,j} - D_{out,i})
\end{align*}
\]

where \( \mu_{i} \) and \( \mu_{j} \) are the update step size of LMS algorithm in the coefficients extraction and:

\[
e(n) = 1 - \beta_{i}(n)(D_{out,j} - D_{out,i}) - \beta_{j}(n)(D_{out,j} - D_{out,i})
\]
4. ADC circuits implementation details

A 10-bit 100MS/s pipelined ADC has been designed in a 90-nm CMOS technology with 1-V power supply using the proposed calibration method. The detailed circuit implementation of this ADC is described in this section.

4.1 The ADC input sample and hold circuit

Using an input sample and hold circuit relaxes the timing requirement of the first MDAC [3] although this circuit is power hungry. Without this S/H the timing mismatch between the first stage sub-ADC and MDAC paths is critical and can degrade the ADC performance if the amount of mismatch to be large.

The redundancy used in the 1.5bit/stage structure can alleviate this problem, but, it must be ensured to leave enough margin for comparators’ offset voltage. So a reasonable path matching must be done [3]. Approximately the same path for sub-ADC and MDAC in the first stage can be done by using the special timing in the sub-ADC comparators to minimize the path mismatch where the sufficient settling time for the MDAC is remained. This timing is shown in Fig. 5.

4.2 Amplifiers

The main blocks that determine the speed and power consumption of the ADC are primarily its amplifiers. As shown in Fig. 4, a two stage Miller compensated amplifier with two cascaded common source amplifiers is used as ADC amplifiers. This amplifier has large output swing with low DC gain. The pMOS input pair is chosen due to its low input common-mode voltage. This simplifies the design of switches connected to the amplifier inputs where simple nMOS switches can be utilized. A simple switched capacitor common mode feedback (CMFB) circuit is used to control the common mode voltage of the output nodes. The bias current of the output stage is defined as a multiple of first stage tail transistor (M11) through the current mirror devices. The ADC first stage amplifier transistor sizes are shown in Table I. Minimum channel length devices are used in amplifying transistors to achieve higher bandwidth. But, this limits the DC gain only to 38dB. For ADC second stage, the amplifier elements are scaled down by a factor of 2 and in the rest stages, a scaling factor of 4 is used.

4.3 Comparators

For matching requirements without input S/H, the comparators in the first stage must rapidly regenerate to ensure the MDAC has enough time for adequate settling. Figure 5(a) shows the single-ended implementation of the comparator used in the sub-ADCs where the reference voltage is realized by capacitors ratio [8]. In this structure, $C_{in}$=80 fF and $C_{ref}$=20 fF are used for ±0.25$V_{ref}$ realization. Moreover, because of redundancy, a simple dynamic latch [8] shown in Fig. 5(b) is employed.

4.4 Sampling switches

The switches in the sampling network need whole ADC linearity. Due to low power supply voltage, the bootstrapping technique is utilized to realize highly linear switches. The sampling switches of the first stage is tested in the sampling circuit and have the distortion components about 72 dB below the full-scale at the Nyquist frequency input.

4.5 Sampling capacitors

With thermal noise considerations, the stages 1 and 2 have 0.8 pF and 0.4 pF sampling capacitors, respectively, and the rest stages use 0.2 pF sampling capacitor where the

---

**TABLE I.** First stage amplifier transistor sizes.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>size</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1,2</td>
<td>8×6µm/0.09µm</td>
</tr>
<tr>
<td>M3,4</td>
<td>3×4µm/0.18µm</td>
</tr>
<tr>
<td>M5,6</td>
<td>3×4µm/0.18µm</td>
</tr>
<tr>
<td>M7,8</td>
<td>12×8µm/0.09µm</td>
</tr>
<tr>
<td>M9,10</td>
<td>24×24µm/0.18µm</td>
</tr>
<tr>
<td>$R_{c}$</td>
<td>68Ω, 0.6pF</td>
</tr>
</tbody>
</table>

---

**Fig. 4:** Amplifier architecture.

**Fig. 5:** (a) Comparator architecture and (b) dynamic latch.

---

390
maximum 0.1% capacitor mismatch is considered in each stage.

4.6 Two-mode stage
As mentioned in Sect. 3, the calibration algorithm needs a two-mode stage. This is simply implemented by two-mode multiplexer in the sub-DAC realization. In normal operation mode of stage, the multiplexer is controlled with sub-DAC digital outputs and the respective voltage is connected to its output as DAC voltages. In the multiply-by-two mode, the multiplexer outputs have the common mode voltage to realize a gain of 2 in the MDAC.

5. Simulation results
The ADC has been simulated in standard 90-nm CMOS technology with 1-V supply voltage. The analog circuits are simulated in HSPICE where the calibration process is implemented with MATLAB.

Figures 6 and 7 plot the simulated DNL and INL before and after the calibration, respectively, at a sampling frequency of 100 MHz. With 0.1% capacitors mismatch, the uncalibrated ADC has a peak INL of 10 LSB. After calibration, the peak INL falls to bellow 0.5 LSB. Figure 8 shows the simulated output spectrum for a 48 MHz, 1-V peak-to-peak differential analog input sampled at 100 MHz.

To evaluate the ADC performance in the Nyquist band, the SNDR and SFDR are calculated for several input signal frequencies. The peak SNDR and peak SFDR are equal to 64 dB and 74dB, respectively, after calibration (Fig. 9). The number of iterations in the LMS algorithm for each stage (with $\mu = 1/256$ and $\mu_0 = 1/1024$) is about $2^{12}$ ADC sampling periods, so the total calibration time is about $8 \times 2^{12}$ ADC sampling periods.

The achieved performance for the simulated pipelined ADC and the comparison with recently reported ADCs is shown in Table II using a figure of merit (FoM) defined by:

$$FoM = \frac{\text{Power}}{\text{ENOB} \times f_s}$$

where Power and $f_s$ refer to the ADC power consumption and sampling frequency, respectively, and ENOB shows its effective number of bits [9]. The designed ADC achieves the lowest FoM although the comparison is not completely fair since the simulation results reported here are compared with the measurement results.

![DNL and INL after calibration](image1)
![DNL and INL before calibration](image2)
![SNDR and SFDR vs. ADC input signal frequency](image3)

**TABLE II. Performance comparison of the simulated ADC**

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Process (µm)</th>
<th>$f_s$ (MS/s)</th>
<th>$V_{DD}$ (V)</th>
<th>INL (LSB)</th>
<th>DNL (LSB)</th>
<th>SFDR (dB)</th>
<th>SNDR (dB)</th>
<th>Power (mW)</th>
<th>FoM (pW/step)</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>90</td>
<td>1</td>
<td>100</td>
<td>-0.3</td>
<td>-0.12</td>
<td>74</td>
<td>64</td>
<td>27</td>
<td>0.21</td>
</tr>
<tr>
<td>[2]</td>
<td>0.25</td>
<td>2.5</td>
<td>80</td>
<td>+0.24</td>
<td>+0.09</td>
<td>84.5</td>
<td>72.6</td>
<td>340</td>
<td>1.2</td>
</tr>
<tr>
<td>[3]</td>
<td>90</td>
<td>1.2</td>
<td>200</td>
<td>+1.3</td>
<td>+0.59</td>
<td>-</td>
<td>64</td>
<td>348</td>
<td>1.33</td>
</tr>
<tr>
<td>[9]</td>
<td>90</td>
<td>1.2</td>
<td>500</td>
<td>1</td>
<td>0.4</td>
<td>-</td>
<td>52</td>
<td>55</td>
<td>0.33</td>
</tr>
<tr>
<td>[10]</td>
<td>90</td>
<td>1.2</td>
<td>100</td>
<td>3.6</td>
<td>0.54</td>
<td>85</td>
<td>69.8</td>
<td>93</td>
<td>0.37</td>
</tr>
</tbody>
</table>
6. Conclusions
In this paper a 10-bit 100-Msample/s pipelined ADC is designed using a digital calibration technique. The capacitors mismatch, gain errors, and amplifier nonlinearities are digitally calibrated. The circuit level simulation results verify the usefulness of designed pipelined ADC.

Acknowledgements
This work has been financially supported in part by the Iranian Nanotechnology committee.

References