# Single-stage class AB operational amplifier for SC circuits 

## M. Yavari


#### Abstract

A single-stage class AB multipath operational amplifier is presented. The proposed amplifier uses the previously idle devices in a foldedcascode amplifier in the signal path and a flipped-voltage follower cell to build the class $A B$ operation. It results in enhanced unity-gain bandwidth and DC gain and large slew rate with the same power consumption as the folded-cascode amplifier. Circuit level analysis and simulation results are provided to verify the effectiveness of the proposed amplifier.


Introduction: The folded-cascode amplifier (FCA) is usually utilised in low-voltage applications either as a single-stage or as the first stage in multistage amplifiers since it achieves high DC gain and relatively large signal swing. Moreover, the pMOS input pair is preferred over the nMOS one owing to its lower flicker noise, higher non-dominant pole, and lower input common-mode voltage [1]. Nonetheless, as shown in Fig. 1, to achieve a symmetric slewing behaviour, the equal bias current is employed in input and cascode transistors. As a result, the transistors M3 and M4 draw the most current acting only as current sources. Several techniques have been proposed to enhance the performance of FCAs such as the multipath schemes $[2,3]$ and the recycling folded-cascode amplifier [4]. In [2], the output current source active loads, M7-M10, are changed into active current mirrors. A complementary folded-cascode comprising of two input pairs is presented in [3] to exploit both nMOS and pMOS cascode transistors in the signal path. Moreover, in [3], a three-path amplifier comprising one foldedcascode, one current-mirror, and one current-mirror folded-cascode amplifier is presented. In [4], the transistors M1-M4 are split and the added input pair drives M3 and M4 through diode-connected transistors to make a two-path amplifier comprising one folded-cascode and one current-mirror amplifier. However, in all of these techniques, the current of one of the pMOS or the nMOS current source transistors is fixed and hence a small slew rate is achieved. In this Letter, a new class AB three-path single-stage amplifier is presented which considerably improves both large signal and small signal performance of the conventional FCA.


Fig. 1 Conventional folded-cascode amplifier


Fig. 2 Proposed single-stage class AB amplifier

Proposed amplifier: Fig. 2 shows the proposed amplifier. The transistors M1-M11 realise the conventional FCA. The input and nMOS current source transistors are split as M1, M1a, M2, M2a and M3, M3a, M4, M4a to make a two path amplifier as in [4]. M5a and M6a are used to form wide-swing cascode current mirrors for improved
matching. Another path is employed to drive the gate of M9 and M10 to change them also as driving transistors. This is realised by wideswing cascode current mirrors composed of M3b-M10b. A flipped voltage follower (FVF) cell comprising transistors M11-M13 [5] is employed to build the class AB operation in both input and cascode transistors. Transistors M3c and M4c are used to control the output common-mode voltage. $\mathrm{V}_{\mathrm{cmi}}$ and $\mathrm{V}_{\mathrm{cmfb}}$ denote the input commonmode voltage of the amplifier and the output control voltage of the common-mode feedback circuit, respectively. In reality, the proposed amplifier is built by the combination of three different amplifiers: a folded-cascode amplifier and two different current-mirror amplifiers.

Because of the class AB operation in the proposed amplifier, a large slew rate is achieved that is independent of the bias current. If, for instance, were $\mathrm{V}_{\mathrm{in}+}$ to be much greater than $\mathrm{V}_{\text {in- }}$, M1 and M1a enter the cutoff region and the drain current of M2a is increased by a large factor depending on the input step height. This is achieved because the source voltage of input transistors is fixed by the FVF cell since the drain current of M12 is constant and during slewing the gatesource voltage of input transistors is changed depending on their gate voltage variation. Hence, transistors M4a, M4, M3b, M9b, M9 turn off, while the drain current of M3a, M3, M4b, M10b, M10 is increased. On the other hand, since M4 turns off, the drain voltage of M2 is increased, making M6 to turn off. Thus, the load capacitor at positive output is charged by M10 and the load capacitor at negative output is discharged by M3. Therefore, we have:

$$
\begin{equation*}
S R^{+}=\frac{m n I_{D 2 a}}{C_{L}}, \quad S R^{-}=\frac{k I_{D 2 a}+I_{D 3 c}}{C_{L}} \tag{1}
\end{equation*}
$$

where $I_{D 2 a}$ is the drain current of M2a during slewing, and $k, m$ and $n$ are the current mirror ratios as defined in Fig. 2. Usually $I_{D 2 a} \gg I_{D 3 c}$, so to achieve a symmetric slewing behaviour we need to select $m n=k$. Thus the differential slew rate is given by:

$$
\begin{equation*}
S R \simeq \frac{2 k I_{D 2 a}}{C_{L}} \tag{2}
\end{equation*}
$$

During negative slewing a similar improvement in the value of slew rate is also obtained.

The DC gain and unity-gain bandwidth of the proposed amplifier are, respectively, given by:

$$
\begin{gather*}
A_{d c}=\left(g_{m 1}+k g_{m 2 a}+m n g_{m 1 a}\right) R_{\mathrm{out}}=(1+k+m n) g_{m 1} R_{\mathrm{out}}  \tag{3}\\
\omega_{1} \simeq \frac{\left(g_{m 1}+k g_{m 2 a}+m n g_{m 1 a}\right)}{C_{L}}=\frac{(1+k+m n) g_{m 1}}{C_{L}} \tag{4}
\end{gather*}
$$

The total bias current of the proposed amplifier is as follows:

$$
\begin{equation*}
I_{\text {total }}=4 I_{a}+I_{D 12}+2 m I_{a}+2 m n I_{a} \simeq(4+2 m+2 m n) I_{a} \tag{5}
\end{equation*}
$$

The same aspect ratio in input transistors of the proposed amplifier and the conventional FCA is considered to have equal input parasitic capacitors and hence the same feedback factor in the closed-loop configuration. Therefore, with equal power consumption, the transconductance of their input transistors is related by:

$$
\begin{equation*}
g_{m 1}=\sqrt{\frac{1}{2+m+m n}} g_{m 1, f c} \tag{6}
\end{equation*}
$$

where $g_{\mathrm{m} 1, \mathrm{fc}}$ is the transconductance of input transistors in the conventional FCA. Hence, the unity-gain bandwidth and DC gain of the proposed amplifier is enhanced as:

$$
\begin{gather*}
A_{d c}=A_{d c, f c} \frac{(1+k+m n)}{\sqrt{2+m+m n}} \frac{R_{\text {out }}}{R_{\text {out }, f c}}  \tag{7}\\
\omega_{t}=\omega_{t, f c} \frac{(1+k+m n)}{\sqrt{2+m+m n}} \tag{8}
\end{gather*}
$$

Nonetheless, the phase margin of the proposed amplifier is degraded compared to the FCA since it has more non-dominant poles owing to the active current mirrors. For high-speed applications, it is necessary to move the non-dominant poles to higher frequencies. This can be achieved by choosing small current mirror ratios. For example, by considering $m=1, n=k=2$, both the DC gain and the unity-gain bandwidth of the proposed amplifier is enhanced about $\sqrt{ } 5$ times compared to the conventional FCA. The DC gain improvement will be more than $\sqrt{ } 5$ times since the output resistance in the proposed amplifier is also increased owing to using lower bias current in the output transistors.

Simulation results: To prove the effectiveness of the proposed amplifier, HSPICE simulation results were obtained using a $0.18 \mu \mathrm{~m}$ BSIM3v3 level 49 mixed-signal CMOS technology. The amplifier was designed for a switched-capacitor (SC) integrator with sampling and integrating capacitors of 5 and 10 pF , respectively. The load capacitor was 5 and 1.7 pF in AC open loop and transient closed loop simulations, respectively, which corresponds to an effective load capacitance of 5 pF in both simulations. The conventional FCA shown in Fig. 1 was also simulated with the same power consumption and equal overdrive voltage in all signal path transistors except the input transistors (where the same aspect ratios were employed) in order to provide a fair comparison. Moreover, the minimum channel length was employed for high speed.


Fig. 3 Open-loop frequency response of conventional folded-cascode and proposed amplifiers


Fig. 4 Simulated transient response
The simulated open loop frequency and large signal transient responses are illustrated in Figs. 3 and 4, respectively. In large-signal transient simulations, an input step of 1 V differential height was employed. Table 1 summarises the simulated results. The proposed amplifier achieves about 10.0 dB higher DC gain, 2.15 times larger unity-gain bandwidth and about 6.5 times larger slew rate than the
conventional FCA, as theoretically expected. The large slew rate and enhanced unity-gain bandwidth of the proposed amplifier makes it to settle more rapidly than the conventional FCA in SC circuits. The input-referred noise voltage of both amplifiers is approximately the same. The active area of the proposed amplifier is larger than the conventional FCA. But, this is not a critical issue since the active area in mixed-signal circuits is mostly determined by passive components such as capacitors.

Table 1: Simulation results summary

| Parameter | Folded-cascode | Proposed amplifier |
| :---: | :---: | :---: |
| DC gain | 49.2 dB | 59.2 dB |
| Unity-gain bandwidth | 51.9 MHz | 111.5 MHz |
| Phase margin (degree) | 88.7 | 80.8 |
| Average slew rate ( $\mathrm{V} / \mu \mathrm{s}$ ) | 36 | 233 |
| $0.01 \%$ settling time ( $t_{s+} / t_{s-}$ ) | $65.8 \mathrm{~ns} / 63.9 \mathrm{~ns}$ | $22.1 \mathrm{~ns} / 21.8 \mathrm{~ns}$ |
| Input-referred noise density at 100 kHz | $\begin{gathered} 115.7 \mathrm{nV} / \sqrt{ } \mathrm{Hz} \\ -138.7 \mathrm{dBV}_{\mathrm{rms}} / \mathrm{vHz} \\ \hline \end{gathered}$ | $\begin{gathered} 125 \mathrm{nV} / \sqrt{ } \mathrm{Hz} \\ -138.1 \mathrm{dBV}_{\mathrm{rms}} / \mathrm{vHz} \\ \hline \end{gathered}$ |
| Static power dissipation (including bias circuitry) | $663 \mu \mathrm{~W}$ | $660 \mu \mathrm{~W}$ |
| Power supply voltage | 1.5 V |  |
| Technology | $0.18 \mu \mathrm{~m}$ 1P6M CMOS |  |

Conclusions: A new single-stage class AB three-path operational amplifier is proposed. It achieves large slew rate and enhanced DC gain and unity-gain bandwidth by changing both nMOS and pMOS current sources in the conventional FCA as driving transistors and using a FVF cell to make the class AB operation. It can be used in high-resolution and fast-settling SC circuits where driving large capacitive loads is required.
(C) The Institution of Engineering and Technology 2010

4 March 2010
doi: 10.1049/el.2010.0591
One or more of the Figures in this Letter are available in colour online.
M. Yavari (Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran)
E-mail: myavari@aut.ac.ir

## References

1 Johns, D., and Martin, K.: ‘Analog integrated circuit design' (John Wiley, 1997), pp. 281-282

2 Nakamura, K., and Carley, L.R.: 'An enhanced fully differential foldedcascode op amp', IEEE J. Solid-State Circuits, 1992, 27, (4), pp. 563-568
3 Adut, J., Silva-Martinez, J., and Rocha-Perez, M.: 'A 10.7-MHz sixthorder SC ladder filter in $0.35-\mu \mathrm{m}$ CMOS technology', IEEE Trans. Circuits Syst. I, Reg. Pprs., 2006, 53, (8), pp. 1625-1635
4 Assaad, R., and Silva-Martinez, J.: 'Enhancing general performance of folded cascode amplifier by recycling current', Electron. Lett., 2007, 43, (23), pp. 1243-1244
5 Gonzalez Carvajal, R., et al.: ‘The flipped voltage follower: a useful cell for low-voltage low-power circuit design', IEEE Trans. Circuits Syst. I, Reg. Pprs., 2005, 52, (7), pp. 1276-1291

## Errata

Yavari, M.: ‘Single-stage class AB operational amplifier for SC circuits’, Electron. Lett., 46, (14), pp. 977-979

Fig. 3 should have appeared as:


Fig. 4 should have appeared as:


Table 1: Simulation results summary

| Parameter | Folded-cascode | Proposed amplifier |  |
| :---: | :---: | :---: | :---: |
| DC gain | 49.2 dB | 59.2 dB |  |
| Unity-gain bandwidth | 51.9 MHz | 111.5 MHz |  |
| Phase margin (degree) | 88.7 | 80.8 |  |
| Average slew rate $(\mathrm{V} / \mu \mathrm{s})$ | 36 | 233 |  |
| $0.01 \%$ settling time $\left(t_{s+} / t_{s-}\right)$ | $65.8 \mathrm{~ns} / 63.9 \mathrm{~ns}$ | $22.1 \mathrm{~ns} / 21.8 \mathrm{~ns}$ |  |
| Input-referred noise density <br> at 100 kHz | $115.7 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $-138.7 \mathrm{dBV} \mathrm{rms} / \sqrt{ } \mathrm{Hz}$ | $125 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |  |
| Static power dissipation <br> (including bias circuitry) | $663 \mu \mathrm{~W}$ | $660 \mu \mathrm{~W}$ |  |
| Power supply voltage | 1.5 dBV |  |  |
| Technology | $0.18 \mu \mathrm{mz} 1 \mathrm{P} 6 \mathrm{M} \mathrm{CMOS}$ |  |  |
|  |  |  |  |

