

Fig. 3. Stage and its digital calibration model.




Fig. 4. Stage's transfer function of channels A and B in the split structure.

Here, α_1 models the capacitor mismatch and the finite dc gain of the amplifier and α_3 denotes the nonlinearity of the amplifier. In practice, higher order terms have a negligible effect on the performance of the ADC, and so, they can be neglected [5], [7].

The digital domain equivalent of (1) will be as [7]

$$D_{in} = D + \beta_1 D_{res} + \beta_3 D_{res}^3 \quad (2)$$

where D_{in} and D_{res} are the digital equivalents of V_{in} and V_{res} , respectively. Therefore, for the calibration of each stage, it is enough that the algorithm extracts β_1 and β_3 . The first stage and its digital domain calibration model are shown in Fig. 3. It should be mentioned that the ADC calibration starts from the last stage and ends in the first stage. Therefore, in the calibration of i th stage, the latter stages have been calibrated already and they are used as an ideal backend ADC to produce the digital equivalent of this stage's output, D_{res} .

III. PROPOSED DIGITAL BACKGROUND CALIBRATION TECHNIQUE

A. Split ADC-Based Calibration Technique

In the split ADC structure, two same-pipelined ADCs work simultaneously. The final digital output is achieved by averaging the digital output of two channels. Besides, their subtraction can be used in the calibration process.

The method in [8] shifts the decision points of ADC in one of the channels, called channel A, in comparison with their counterparts in channel B. Thus, the transfer functions shown in Fig. 4 are produced. The channel B uses the original decision points of a 1.5-bit sub-ADC, i.e., ± 0.25 , while the other channel uses -0.125 and 0.375 decision points. With these two transfer functions, five different regions are created. In the regions *i*, *iii*, and *v*, these two transfer functions are the same. Whereas, the regions *ii* and *iv* are the ones that can be




Fig. 5. Structure of the proposed calibration technique.

used to extract the calibration coefficients with the LMS algorithm as follows:

$$\begin{aligned} \beta_1(n+1) &= \beta_1(n) + \mu_1 e(n)(D_{res,B} - D_{res,A}) \\ \beta_3(n+1) &= \beta_3(n) + \mu_3 e(n)(D_{res,B}^3 - D_{res,A}^3) \end{aligned} \quad (3)$$

where $e(n) = D_{out,A} - D_{out,B}$ and μ_1 and μ_3 are the update step sizes of the first- and third-order coefficients, respectively. Moreover, $D_{res,A}$ and $D_{res,B}$ denote the digital outputs of backend ADCs for the stage under the calibration in channels A and B, respectively.

B. Proposed Calibration Technique

In order to perform the digital background calibration, the structure of the proposed pipelined ADC has been improved to implement a single channel split ADC. As depicted in Fig. 5, two extra comparators along with an interpolation filter are utilized to implement the dual-mode transfer function of the split pipelined ADC.

Here, unlike the conventional structure, the stage decision points are placed at -0.375 and 0.125 , respectively. Two extra comparators with decision points at -0.125 and 0.375 are added to the stage in order to perform the dual-mode transfer function. The main transfer curve relates to decision points of -0.375 and 0.125 , while the auxiliary transfer curve is related to -0.125 and 0.375 .

In the proposed calibration scheme, the difference between the main and auxiliary transfer curves in calibration regions, $-0.375 < V_{in} < -0.125$ and $0.125 < V_{in} < 0.375$, are used to estimate the calibration coefficients. This choice for decision points results in twice wider calibration regions in comparison with [8]. Thus, the convergence time of the proposed calibration technique is decreased. The main drawback of this choice is the limited offset voltage tolerance in the comparators.

The main transfer curve is considered for the normal operation of the pipelined ADC, while the auxiliary transfer curve is used in the calibration process. The single channel split ADC structure for the calibration is shown in Fig. 5. When the stage input sample is located in one of the calibration regions, a calibration cycle is done. In each calibration cycle, the stage is configured with the auxiliary transfer curve, while the main transfer curve is estimated with a $2L$ taps finite-impulse response (FIR) interpolator. Indeed, the interpolator and two extra comparators act like a virtual ADC to implement the proposed single channel split pipelined ADC.

The proposed calibration technique is performed adaptively and updates the coefficients at each calibration cycle, which consists of N input samples. Timing diagram of the calibration process is shown in Fig. 6. In each calibration cycle, the ADC produces one sample based on the auxiliary transfer curve, i.e., the desired sample in Fig. 6. When the desired sample is located in the one of calibration regions,




Fig. 6. Timing diagram of the proposed calibration scheme.




Fig. 7. Flowchart of the proposed calibration technique.

a calibration cycle is done. L samples before and L samples after the desired sample are used in the interpolator to produce the ADC's output based on the main transfer curve. Here, N should be greater than $2L + 1$. In the presented method, L is set to 64, and N is set to 512. Then, the subtraction of the interpolator and ADC's outputs drives an LMS machine to estimate the calibration coefficients as

$$\begin{aligned}\beta_1(n+1) &= \beta_1(n) + \mu_1 e(n)(D_{\text{res}}(n) - D_{\text{res},i}(n)) \\ \beta_3(n+1) &= \beta_3(n) + \mu_3 e(n)(D_{\text{res}}^3(n) - D_{\text{res},i}^3(n))\end{aligned}\quad (4)$$

where D_{res} is the digital equivalent of the first stage output. Moreover, the error signal $e(n)$ is given by

$$e(n) = CR(n) \times (D_{\text{out}}(n) - D_{\text{out},i}(n))\quad (5)$$

where D_{out} and $D_{\text{out},i}$ are the digital output of the ADC and the FIR interpolator, respectively. Besides, the control signal $CR(n)$ is high when the input sample is located in the calibration regions. Moreover, $D_{\text{res},i}$ is approximated by using $D_{\text{out},i}$ as

$$\begin{aligned}D_{\text{res},i}(n) &= \frac{1}{\beta_1(n)} [D_{\text{out},i}(n) - D_1(n)] \\ &\quad - \frac{\beta_3(n)}{\beta_1^4(n)} [D_{\text{out},i}(n) - D_1(n)]^3.\end{aligned}\quad (6)$$

The calibration converges when the difference of the ADC and interpolator outputs $e(n)$ is minimized enough. In each calibration cycle, if the input sample does not locate at the calibration regions, i.e., $CR = 0$, the proposed algorithm waits until the next sample to occur in the calibration region.

The flowchart of the presented digital calibration scheme is illustrated in Fig. 7. In each calibration cycle, L samples are digitized with the normal mode transfer function and $(L + 1)$ th sample is checked whether to be placed in the calibration regions or not. For a sample in the calibration region, it is digitized with the calibration mode transfer function, and the next L samples are digitized with the normal mode transfer function and then the results are used to update the calibration coefficients. If $(L + 1)$ th sample does not place in the calibration regions, the next sample will be checked to see whether it is placed in the calibration regions or not.

The main drawback of the proposed calibration technique is that the interpolator limits the input bandwidth of the ADC. To alleviate this issue, the number of interpolation taps should be considered as




Fig. 8. (a) Topology of the amplifier utilized in the first five gain stages. (b) Topology of the comparators.

large as possible at the cost of increased area and power consumption in the calibration circuitry [9].

IV. CIRCUIT DESIGN EXAMPLE

In order to examine the effectiveness of the proposed digital background calibration scheme, a 12-bit, 100 MS/s pipelined ADC is implemented in a standard 90-nm CMOS technology with 1 V power supply. Moreover, by matching the time constant between the signal paths of the first stage [10], the front-end S/H circuit is eliminated to reduce the power consumption. Like [7], due to the thermal noise consideration, the sampling capacitor of the first stage is set to 4 pF. In other stages, the sampling capacitors are scaled down to the fifth stages. All of the sampling capacitors of the backend ADC are set to 0.2 pF. The implemented pipelined ADC is composed of 12 1.5-bit stages followed by a 2-bit flash quantizer. Only the first five stages, which drive larger capacitors, are calibrated rather than the last seven stages. Simple amplifiers with low dc gain and high speed are utilized in the first five stages. The last seven stages along with the 2-bit flash quantizer act as an ideal backend ADC in the calibration. The same technique used in [11] is utilized to implement high dc gain amplifiers to achieve an ideal backend ADC. Simulation results show that the backend ADC has 9.5-bit effective number of bits. Like [5] and [7], in the first and second stages, the first- and third-order errors are compensated, while only the first-order errors are compensated in the third to fifth stages.

A. Amplifiers and Comparators

For the first five stages, a simple inverter-based amplifier is utilized as shown in Fig. 8(a). It acts as a class AB amplifier with a very low static power. Minimum channel length transistors are used in order to achieve high speed, which limit the dc gain to about 24 dB. As mentioned in [11], an equivalent common-mode feedback circuit can be created in the stage structure to control the output common-mode voltage of the pseudodifferential amplifier. Moreover, because of redundancy in the 1.5-bit sub-ADC, a simple dynamic latch [12] shown in Fig. 8(b) is used to realize the comparators.

B. Digital Section

The digital section of the proposed calibration technique has been implemented with fixed-point blocks in MATLAB. The calibration process is started from the fifth stage and goes back to the first stage.

In the proposed calibration scheme, the first step is to determine the position of the input signal to see whether the input sample is placed in the calibration regions or not. As illustrated in Fig. 9, the position of the input signal is determined by using two XOR gates followed by an OR gate. In the calibration regions, the digital output of the comparators differs from their counterparts and $CR = 1$.




Fig. 9. Calibration control signal generator.




Fig. 10. FIR interpolator and its control signals.

In order to produce the control signals for the FIR interpolator and calibration process, three counters shown in Fig. 10 are utilized. A counter (counter *I*) with the range of N is needed to control the calibration cycles in Fig. 6. A digital comparator is used to compare the output of the counter *I* and number N in order to generate a RESET signal. Moreover, a counter (counter *II*) with the range of L is needed to control the digital outputs of the pipelined ADC before the desired sample. Besides, the last counter (counter *III*) with the range of L is required for the digital outputs of the pipelined ADC after the desired sample in Fig. 6. Additionally, the calibration coefficients are chosen based on the output of counter *III*. The counter *I* is the master in producing the controlling signals and the two others are its followers. This counter is utilized to restart the calibration cycles every N samples, and so the calibration procedure updates the calibration coefficients continuously.

As illustrated in Fig. 10, in order to implement the FIR interpolator, L memories are utilized to store the L samples before the desired sample. In every clock cycle before the desired sample, the values of these memories are updated by the digital output of the ADC. After the desired sample, the digital word "0" starts to shift from the first memory to the last one. After L clock cycles, all of the memories have been reset and they are prepared for the next calibration cycle. Also, two multiplexers, the multiplexers *I* and *II*, are used with the memories. The multiplexer *I* is utilized in order to store the L samples before the desired sample and to shift the digits "0" after the desired sample. After the desired sample, the stored digital outputs are shifted through the multiplexer *II* to a multiplier. The output of counter *III*, k , controls the interpolation coefficients that are multiplied to the stored digital output of the ADC. Note that the interpolation coefficients $C(k)$ have been calculated in [9] and are utilized here in the interpolator filter.

The multiplexer *III* is utilized to control the L samples after the desired sample to the input of multiplier. However, the coefficients that are multiplied to the output of multiplexer *III* differ from the coefficients that are multiplied to the output of multiplexer *II*. The output of the counter *III*, k , is utilized to choose the proper

TABLE I
DIFFERENT STEP SIZES OF THE CALIBRATED STAGES

Stage number	1	2	3	4	5
μ_1	1/512	1/128	1/64	1/32	1/16
μ_3	1/8192	1/512	0	0	0

TABLE II
COMPARISON WITH SEVERAL OTHER CALIBRATION TECHNIQUES

Ref.	Digital circuit complexity	Convergence time	Additional analog circuit	Calibration coefficients
[4]	Low	Short	Reference ADC	β_1 and DAC error
[5]	Medium	Short	7-bit reference DAC	β_1 and β_3
[6]	Low	Medium	Unknown gain in each calibrated stage	β_1, β_3 , and unknown gain
[8]	Low	Short	Replica path	β_1 , DAC error and gain error
This Work	Medium	Medium	Two extra comparators in each calibrated stage	β_1 and β_3

coefficient to be multiplied to the output of each multiplexer. Hence, $C(k)$ is multiplied to the outputs of the ADC after the desired signal. Moreover, $C(L - k)$ is multiplied to the stored output. The output of multipliers is added and then stored in an integrator to form the final output of the FIR interpolator. After the desired sample, L clock cycles are needed for the FIR interpolator to produce $D_{out,i}$ which is used in (6) to update β_1 and β_3 coefficients.

V. SIMULATION RESULTS

The described 12-bit 100 MS/s pipelined ADC is simulated and its digital calibration is implemented using fixed-point blocks with $N = 512$ and $L = 64$. The output PSD of the simulated ADC before and after the calibration is depicted in Fig. 11(a) and (b), respectively. As it is seen, before the calibration, the spurious free dynamic range (SFDR) and signal-to-noise and distortion ratio (SNDR) are about 22 and 18 dB, respectively. However, after the calibration, SFDR and SNDR are improved to 86 and 69 dB, respectively.

For further investigation of the proposed digital background calibration technique, both SNDR and SFDR of the simulated ADC versus the input signal frequency are plotted in Fig. 11(c). As it is clear, the SFDR and SNDR are almost constant in the 0.4 of Nyquist band. As it is evident, the interpolation filter limits the bandwidth of the input signal. The bandwidth of the input signal is limited to 0.4 of Nyquist band. The simulated ADC consumes only 6.7 mW from a single 1 V power supply.

Like [1], the calibration coefficients have been performed on all the stages concurrently. However, the calibration update size decreases from the fifth stage to the first stage. The update size of different stages is listed in Table I. In Fig. 12, the convergence of the SNDR is plotted versus the calibration intervals. As it is evident, the proposed calibration technique takes about 4×10^4 calibration intervals to converge.

Monte Carlo simulations are done to investigate the sensitivity of the proposed calibration technique to the change in dc gain variation of amplifier and capacitor mismatch. For 5% dc gain variation in amplifier and 0.1% capacitor, the standard variation of SNDR is about 2 dB.

The proposed calibration technique is compared with several other schemes in Table II. Indeed, it is a semiequalization-based technique




Fig. 11. Output spectrum (a) before calibration and (b) after calibration. (c) Simulated SNDR and SFDR versus the input signal frequency.




Fig. 12. Convergence of the SNDR versus the calibration intervals.

that benefits from the short convergence time of the equalization-based techniques without any replica path or reference ADC. On the other hand, it limits the bandwidth of the analog input signal and it converges when the input signal is busy enough around the calibration regions.

VI. CONCLUSION

In this brief, a new digital background calibration method has been presented. It uses an interpolation filter and two extra comparators to create an auxiliary transfer function for the ADC, and so to extract the inverse coefficients. The presented algorithm is able to estimate and correct the gain error and the nonlinearity of the amplifier. The only overheads of the proposed technique are two extra comparators in each stage and some digital circuits that consume negligible power. This technique improves both the ADC's SNDR and SFDR considerably.

REFERENCES

- [1] B. D. Sahoo and B. Razavi, "A 10-b 1-GHz 33-mW CMOS ADC," *IEEE J. Solid-State Circuits*, vol. 48, no. 6, pp. 1442–1452, Jun. 2013.
- [2] L. Shi, W. Zhao, J. Wu, and C. Chen, "Digital background calibration techniques for pipelined ADC based on comparator dithering," *IEEE Trans. Circuits Syst. II, Express Briefs*, vol. 59, no. 4, pp. 239–243, Apr. 2012.
- [3] S.-H. W. Chiang, H. Sun, and B. Razavi, "A 10-bit 800-MHz 19-mW CMOS ADC," *IEEE J. Solid-State Circuits*, vol. 49, no. 4, pp. 935–949, Apr. 2009.
- [4] H. Wang, X. Wang, P. J. Hurst, and S. H. Lewis, "Nested digital background calibration of a 12-bit pipelined ADC without an input SHA," *IEEE J. Solid-State Circuits*, vol. 44, no. 10, pp. 2780–2789, Oct. 2009.
- [5] A. Verma and B. Razavi, "A 10-bit 500-MS/s 55-mW CMOS ADC," *IEEE J. Solid-State Circuits*, vol. 44, no. 11, pp. 3039–3050, Nov. 2009.
- [6] B. Peng, H. Li, S.-C. Lee, P. Li, and Y. Chiu, "A virtual-ADC digital background calibration technique for multistage A/D conversion," *IEEE Trans. Circuits Syst. II, Express Briefs*, vol. 57, no. 11, pp. 853–857, Nov. 2010.
- [7] B. D. Sahoo and B. Razavi, "A 12-bit 200-MHz CMOS ADC," *IEEE J. Solid-State Circuits*, vol. 44, no. 9, pp. 2366–2380, Sep. 2009.
- [8] I. Ahmed and D. A. Johns, "An 11-bit 45 MS/s pipelined ADC with rapid calibration of DAC errors in a multibit pipeline stage," *IEEE J. Solid-State Circuits*, vol. 43, no. 7, pp. 1626–1637, Jul. 2008.
- [9] U.-K. Moon and B.-S. Song, "Background digital calibration techniques for pipelined ADCs," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 44, no. 2, pp. 102–109, Feb. 1997.
- [10] D.-Y. Chang, "Design techniques for a pipelined ADC without using a front-end sample-and-hold amplifier," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 51, no. 11, pp. 2123–2132, Nov. 2004.
- [11] T. Moosazadeh and M. Yavari, "A pseudo-differential MDAC with a gain-boosting inverter for pipelined ADCs," *J. Analog Integr. Circuits Signal Process.*, vol. 79, no. 2, pp. 255–266, May 2014.
- [12] L. Sumanen, M. Waltari, V. Hakkarainen, and K. Halonen, "CMOS dynamic comparators for pipeline A/D converters," in *Proc. Int. Symp. Circuits Syst.*, vol. 5, May 2002, pp. 157–160.