# A Wide-Band CMOS Active Mixer with Linearity Improvement Technique

Pouya Solati

Integrated Circuit Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology Tehran, Iran Email: pouya.solati@aut.ac.ir

Abstract- In this paper, a wide-band second and third order nonlinearity cancelation technique is introduced to increase second and third input intercept points ( IIP2 and IIP3) of the double- balanced Gilbert- cell mixer. In this topology an auxiliary path is used to suppress second and third order nonlinearity of the main path. Also in order to increase the robustness of the proposed mixer against process, voltage and temperature (PVT) variation a constant Gm bias circuit is employed. Post layout simulation results is done for 1 – 5 GHz RF frequency by using a 90 nm RF CMOS process with Spectre-RF. Simulation results reveals that the IIP2, IIP3 and conversion gain of the proposed mixer are improved approximately 6, 5.8 and 2.9 dB in average compared to the conventional mixer, respectively. In addition flicker noise of the proposed mixer decreased. Also, the mixer consumes 8.65 mW of power with a 1 V supply, while the power consumption increases about 10% compared to the conventional one.

### Keywords- Linearity, IIP2, IIP3, Conversion Gain, Noise Figure, Flicker Noise, CMOS Active Mixer

#### I. INTRODUCTION

Since the linearity of the receiver is mainly dominated by the latter blocks, the linearity of mixer is important. So mixer is a critical block in WB Radio-Frequency (RF) front ends. Passive mixers can easily achieve high linearity, whereas the conversion gain (CG) of passive mixers is smaller than one and the noise that comes from backend IF blocks are more effective to the whole receiver. Double-balanced Gilbert Mixer is popular in direct conversion receiver (DCR) due to relatively high conversion gain, low RF-LO feedthrough and high isolation performance [1], but it often has poor linearity performance.

For evaluating the extent of nonlinearity, two parameters of IIP2 and IIP3 are typically determined which represent second and third order intermodulation distortions. The second order nonlinearity can be reduced by employing differential structure but the third order nonlinearity still remain a problem.

Several linearization techniques have been proposed to enhance the linearity of CMOS down conversion mixers. A commonly technique for linearity enhancement is multiple gated transistors (MGTR) that demonstrated in [2]-[3]. In this technique an auxiliary transistor is connected to the main transistor in parallel. If the size and bias of auxiliary transistor are chosen properly the third order nonlinearity ( $g_m$ <sup>"</sup>) of the main transistor will be reduced. Another approach to cancel third order intermodulation (IM3) current of transconductance stage Mohammad Yavari

Integrated Circuit Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology Tehran, Iran Email: myavari@aut.ac.ir

is IM2 injection method [4]. The post distortion technique in [5] uses a diode- connected transistor at the output of the transconductance stage to make IM3 current with equal amplitude and opposite sign to cancel IM3 current of the transconductance stage. In [6] negative impedance at switching stage is employed to cancel IM3 and reduce the flicker noise. Using the gate–bulk interaction in [7] and using interaction between two nonlinear systems in [8] are another approach to increase linearity of the mixers, too.

In this paper, a new linearization technique is proposed to decrease IM2 and IM3 current of the transconductance stage to increase IIP2 and IIP3 of the Gilbert mixer. Furthermore by using this technique, the DC current of the switching stage decreases so, the flicker noise of the proposed mixer decreases. Also, it used a constant  $G_m$  bias circuit to increase robustness of the proposed mixer against process, voltage and temperature (PVT) variations.

This paper is organized as follows: In section II description of the proposed mixer and linearization technique based on Taylor analysis is presented. Complete circuit of the proposed mixer and constant  $G_m$  bias circuit expressed in section III. Post layout simulation results by using a 90 nm RF-CMOS technology are given in section IV. Finally, conclusion presented in section V.

### II. PROPOSED WIDE-BAND HIGH LINEAR MIXER

# A. Proposed mixer

Assume the bulk terminal of NMOS transistor is connected to the ground, by neglecting of conductance nonlinearities effects such as  $g_{ds}$ ,  $g_{ds}'$ ,  $g_{ds}''$  and higher order of nonlinearity coefficients, the small signal drain current of the transistor expressed as follows:

$$i_{ds} = g_m (v_g - v_s) + g'_m (v_g - v_s)^2 + g''_m (v_g - v_s)^3 + \dots$$
(1)

Where  $g_m$ ,  $g_m'$  and  $g_m''$  coefficients are the transconductance, second and third-order nonlinearity of the transistor transconductance, respectively. In addition  $v_g$  and  $v_s$  are gate and source voltages, respectively. Fig. 1 shows the coefficients of  $g_m'$  and  $g_m''$  of a 10um/100nm NMOS transistor by sweeping gate source voltage ( $V_{GS}$ ), while drain source voltage ( $V_{DS}$ ) of NMOS transistor is constant. This figure indicates that  $g_m'$  of the NMOS transistor is positive in all sweeping voltage and  $g_m''$ 



Figure 1. gm' and gm" of the NMOS transistor with (W/L=10µm/0.1µm).

is positive and negative at the small and large gate-source voltage, respectively. By suppressing second and third order nonlinearity of the transistor, the linearity of the mixer improves and IIP2 and IIP3 of the mixer increase, subsequently.

Fig. 2 shows the transconductance stage of the proposed mixer. This structure is a common gate pseudo differential topology that  $M_1$  and  $M_2$  transistors at the input stage convert RF voltage to current which this current is proportional to the transconductance of the input transistors. Also,  $M_1$  and  $M_2$ transistors can be used as input matching network since the impedance looking into the source is about  $1/g_{ml}$  2. The nonlinearities of  $M_1$  and  $M_2$  transistors can be cancel by creating second and third order nonlinearities equal to  $M_1$  and  $M_2$ . These nonlinearities are produced by using  $M_5$ - $M_8$  transistors. So, linear currents appear at the switching stage that comes from  $M_3$  and  $M_4$  transistors. In addition, M<sub>9</sub> and M<sub>10</sub> transistors is used to enhance gain of the input stage by decreasing current and subsequently  $G_m$  of the  $M_3$ - $M_6$  transistors. A detailed design analysis of the linearity of the proposed mixer is provided at the following section.

# B. Second and Third Order Nonlinearity Cancellation Analysis

Fig. 3 illustrates the small- signal equivalent half circuit of the proposed mixer. In this design a new path consist of  $M_5$  and  $M_7$  transistors is used to cancel second and third order nonlinearity of the input transistor. In addition transistor  $M_9$  at drain of the input transistor decreases current of the  $M_3$  and  $M_5$  transistors to create linearity condition. Taylor series expansion Demonstrate this expression.

The small-signal drain current of  $M_l$  transistor can be expressed by Taylor series expansion as follows:

$$i_1 = g_{m1}(-v_1) + g_{m1}'(-v_1)^2 + g_{m1}''(-v_1)^3$$
(2)

The current of  $M_5$  transistor similar to  $i_1$  is obtained by:

$$i_2 = g_{m5}(\neg v_2) + g_{m5}'(\neg v_2)^2 + g_{m5}''(\neg v_2)^3$$
(3)

Linear gain from  $v_1$  to  $v_2$  can be obtained easily as follows:



Figure 2. Transconductance stage of the proposed mixer.



Figure 3. Small- signal equivalent half circuit of the transconductance stage.

$$v_2 = \frac{g_{m1}}{g_{m3} + g_{m5}} v_1 \equiv \alpha v_1$$
 (4)

Equation (4) reveals that this gain can be greater than one if  $g_{ml}$ >  $g_{m3}+g_{m5}$ . Because  $G_m$  of transistor is proportional to drain current of transistor, therefore  $M_9$  transistor is employed to decrease current and subsequently  $G_m$  of the  $M_3$  and  $M_5$  transistors. So,  $\alpha$  *can* become greater than one.

Thus, the output current is obtained as follows:

$$i_{out} = i_1 - i_2 = -(g_{m1} - \alpha g_{m5})v_1 +$$

$$(g_{m1}' - \alpha^2 g_{m5}')v_1^2 - (g_{m1}'' - \alpha^3 g_{m5}'')v_1^3$$
(5)

From equation (5), equivalent  $G_m$  of the proposed mixer is achieved by (6). Also to enhance IIP3, the coefficient of  $v_i^3$  must be zero, therefore IIP3 enhancement condition is obtained by equation (7).

$$G_m = -(g_{m1} - \alpha g_{m5}) \tag{6}$$

$$g_{m1}'' = \alpha^3 g_{m5}''$$
(7)

Since, by using this structure, the equivalent  $G_m$  of the mixer which is obtained by (6) decreases and the conversion gain of the mixer which is achieved by (8) reduces, subsequently. Thus the coefficient of  $\alpha$  must be large enough to lead  $\alpha^3$  becomes large. So, the linearity condition with smaller  $g_{m5}$  is established in order that equivalent  $G_m$  of the proposed mixer dose not decrease more. In this design,  $\alpha$  is considered approximately 2 to make linearity condition.

$$CG = \frac{2}{\pi} G_m R_L \tag{8}$$

In differential Gilbert mixer even order nonlinearities at the IF stage will be deleted, but in the presence of a mismatch between the transistors, some of even order nonlinearities appear at the IF stage. Therefore, the IIP2 of the mixer reduces. According to equation (5) in the proposed mixer the coefficient of the  $v_I^2$  at the output current is reduced, because  $g_m$  of the  $M_I$  and  $M_5$  transistors are positive at the all  $V_{gs}$  voltage. So, it is expected that the IIP2 of the proposed mixer increases compared to the conventional mixer.

# III. COMPLETE CIRCUIT OF THE PROPOSED MIXER WITH CONSTANT $G_{\mbox{\tiny M}}$ bias circuit

The complete circuit of proposed mixer is illustrated in Fig.4. Transconductance stage of proposed mixer consists of  $M_{L-10}$  transistors,  $M_{swl-sw4}$  transistors are switching stage and  $R_L$  and  $C_L$  are IF stage. The mixer bandwidth can be affected by the output capacitance from  $M_3$  and  $M_4$  transistors and switching pairs. Therefore inductors  $L_{pk}$  can be used for bandwidth extension. The value of this inductor is obtained as follows [9]:

$$L_{pk} = \frac{\left(\frac{1}{g_{msw1,2}} \| \frac{1}{g_{msw3,4}}\right)^2 C_p}{1.41}$$
(9)

Where  $C_p$  is equivalent capacitance at the output of the transconductance stage and input of the switching stage.

To create bias voltage for proposed transconductance stage that shown in Fig. 5, a low voltage cascode constant transconductance ( $G_m$ ) bias circuit is designed in order to improve the robustness of the proposed mixer against process, voltage and temperature (PVT) variations. Transistors  $M_{b1}$ - $M_{b4}$ with  $R_T$  resistance make the conventional constant  $G_m$  bias circuit where transistor  $M_{b2}$  is a factor K times wider than  $M_{b1}$ and  $M_{b3}$  is equal to  $M_{b4}$ .

To apply constant  $G_m$  bias circuit to proposed mixer, this topology is combined with low voltage current mirror structure to create bias voltages that is required. For constant  $G_m$  bias circuit a startup circuit is required that it is implemented by  $M_{s1}$ ,  $M_{s2}$  and  $M_{s3}$  transistors. Also, to eliminate noise of bias circuit, it used from MOS capacitance at the bias voltage nodes.

## IV. POST LAYOUT SIMULATION RESULTS

In order to verify the validity of the proposed design, post layout simulation results by using a 90nm RF-CMOS process with Spectre-RF are provided. Also, a conventional pseudo differential common gate mixer (Fig. 6) is designed and simulated to provide a fair comparison. The proposed mixer is designed for 1 GHz to 5 GHz RF signal frequency and 20 MHz IF band-width. Also, a local oscillator drive the switching pair with 3.5 dBm power. The IIP2 and IIP3 simulated by applying a two-tone test with 5 MHz spacing. Layout of the proposed mixer



Figure 4. Complete schematic of the proposed mixer.



Figure 5. Constant G<sub>m</sub> bias circuit of the proposed mixer.



Figure 6. Conventional mixer.

and bias circuit is shown in Fig. 7 which occupies  $835 \ \mu m \times 642 \ \mu m$  silicon die area. The following results are related to the post layout simulations. The simulated IIP3 of the proposed and conventional mixers versus RF frequency is shown in Fig. 8. This figure shows that the proposed mixer has +9.9 dBm IIP3 in average that is improved ~5.8 dB compared to the conventional

# 2017 25th Iranian Conference on Electrical Engineering (ICEE)



Figure 8. IIP3 of the proposed mixer versus RF frequency.

mixer. The simulated conversion gain of the proposed and conventional mixer versus RF frequency are shown in Fig. 9. This figure indicates that the conversion gain of the proposed mixer is improved about 2.9 dB compared to the conventional mixer since, DC current of the switching stage and also load stage decrease by  $M_9$  and  $M_{10}$  transistors and load resistance can be selected larger than conventional mixer. In addition the noise figure of the proposed and conventional mixer versus IF frequency and RF frequency are shown in Fig. 10 and Fig. 11, respectively. Fig. 10 indicates that the flicker noise of the proposed mixer decreases because,  $M_9$  and  $M_{10}$  transistors operate similar to current bleeding [10] topology. Also, Fig. 11 shows that the noise figure of the proposed mixer is deteriorated about 0.9 dB in average compared to the conventional mixer. Finally, IIP2 of the proposed mixer is illustrated in Fig. 12 that represents 6 dB improvement in average compared to the conventional one.

The post layout simulation results of the proposed mixer for different process corner cases and temperature variations are summarized in Table I. The simulation results show that the proposed mixer has small variation in corner cases because of using constant  $G_m$  bias circuit.



Figure 9. CG of the proposed mixer versus RF frequency.



Figure 10. NF of the proposed mixer versus IF frequency at 3 GHz.



Figure 11. NF of the proposed mixer versus RF frequency.



Figure 12. IIP2 of the proposed mixer versus RF frequency.

TABLE I. SIMULATTION RESULTS OF THE PROPOSED MIXER IN CORNER CASES.

Corner cases	IIP3 IIP2		NF	CG	Power	
	(dBm)	(dBm)	(dB)	(dB)	(mW)	
TT @ 27 °C	9.9	53	8.6	11.1	8.65	
FF @ -40 °C	9.3	51.4	8.2	11.7	9.3	
SS @ 85 °C	10.2	54.8	8.9	10.4	7.9	

Table II summarizes the simulation results of the proposed and conventional mixer and several previously reported linearization works [11], [12], [13], [14], [15] by using the following figure-of-merit [11]:

$$FOM = \frac{BW (GHz) Gain(lin) JIP 3(mW)}{P_{dc} (mW) [F_{DSB} (lin) - 1]}$$
(10)

Where  $F_{DSB}$  is double side band noise figure of the mixer, BW represents the -3 dB bandwidth, IIP3 denotes the average third input intercept point, Gain represents the conversion gain and  $P_{dc}$  is the power consumption.

As it is seen from Table II, by using the proposed mixer structure an excellent FOM is achieved compared to the conventional and previously reported WB mixers listed in Table II.

 
 TABLE II.
 PERFORMANCE COMPARISON OF THE PROPOSED MIXER WITH SEVERAL RECENTLY REPORTED WORKS.

Param	Prop*	Conv <sup>&amp;</sup>	[14]	[15]	[16]	[17]*	[18]*
Freq.	1~5	1~5	0.5~	0.85~	0.8~	0.045~	2~5
(GHz)			5.8	1.8	2.1	2.5	
IIP3	+9.9	+4.1	2.5#	3.7~5.3	15	0.6~7.2	-10.5
(dBm)							
IIP2	53	47	N/A	55~75	N/A	N/A	N/A
(dBm)							
CG	11.1	8.2	15#	7.2~9.3	3~5	5.8~8.6	16.8
(dB)							
NF	8.6	7.7	4.2	5.8	15.4	7.4-9.7	6
(dB)							
Pow.	8.65	7.84	25.5	1.92	65	16.4	2.1
(mW)							
Supp.	1	1	1.5	1.2	2.5	1.8	1.8
(V)							
Tech.	90	90	130	110	130	180	180
(nm)							
FOM	9.3	1.75	7	3.3	0.05	0.3	2.05

\* Post Layout Simulation Results & Pre Layout Simulation Results # Measurement results at 5 GHz

### V. CONCLUSIONS

In this paper, a wide band linearized active mixer introduced in a 90 nm RF-CMOS technology. In order to enhance the linearity, an auxiliary path is used to cancel second and third order nonlinearity of the main path. In addition a constant  $G_m$  bias circuit is employed to improve the robustness of the proposed structure against process, voltage and temperature. The mixer is designed for 1-5 GHz which the IIP2 and IIP3 of the proposed mixer improved are about 6 and 5.8 dB respectively, compared to the conventional one. Also, the conversion gain and flicker noise of the proposed mixer are improved and thermal noise increases about 0.9 dB compared to the conventional mixer. Power consumption of the proposed mixer is 8.65 mW from a 1 volt supply.

### REFERENCES

- P. J. Sullivan, B. A. Xavier, and W. H. Ku, "Low voltage performance of a microwave CMOS Gilbert cell mixer," *IEEE J. Solid-State Circuits*, vol. 32, no. 7, pp. 1151–1155, Jul. 1997.
- [2] T. W. Kim, B. Kim, and K. Lee, "Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors," *IEEE J. Solid-State Circuits*, vol. 39, no. 1, pp. 223-229, Jan. 2004.
- [3] T. H. Jin and T. W. Kim, "A 5.5-mW +9.4-dBm IIP3 1.8-dB NF CMOS LNA employing multiple gated transistors with capacitance desensitization," *IEEE Trans. Microw. Theory Techn.*, vol. 58, no. 10, pp. 2529–2537, Oct. 2010.
- [4] M. Mollaalipour and H. Miar-Naimi, "An improved high linearity active CMOS mixer: Design and Volterra series analysis," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 8, pp. 2092–2103, Aug. 2013.
- [5] H. Zhang, X. Fan, and E. S. Sinencio, "A low-power, linearized, ultrawideband LNA design technique," *IEEE J. Solid-State Circuits*, vol. 44, no. 2, pp. 320–330, Feb. 2009.
- [6] W. Cheng, A. J. Annema, G. J. M. Wienk, and B. Nauta, "A flicker noise/IM3 cancellation technique for active mixer using negative impedance," *IEEE J. Solid-State Circuits*, vol. 48, no. 10, pp. 2390–2402, Oct. 2013.
- [7] M. Asghari and M. Yavari. "Using the Gate-Bulk Interaction and a Fundamental Current Injection to Attenuate IM3 and IM2 Currents in RF Transconductors." *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, pp. 1-10, Jan. 2015.
- [8] M. Asghari and M. Yavari. "Using interaction between two nonlinear systems to improve IIP3 in active mixers." *Electronics Letters* 50, no. 2, pp.76-77, Jan. 2014.
- [9] H. L. Thomas, *The design of CMOS radio-frequency integrated circuits*: Cambridge University Press Cambridge, 1998.
- [10] J. Park, C.-H. Lee, B.-S. Kim, and J. Laskar, "Design and analysis of low flicker-noise CMOS mixers for direct-conversion receivers," *IEEE Trans. Microw. Theory Tech.*, vol. 54, no. 12, pp. 4372–4380, Dec 2006.
- [11] B. Guo, H. Wang, and G. Yang. "A Wideband Merged CMOS Active Mixer Exploiting Noise Cancellation and Linearity Enhancement," *IEEE Trans. Microw. Theory Tech.*, vol. 62, no. 9, pp. 2084-2091, Jun. 2014.
- [12] D. Lee, and M. Lee. "Low Flicker Noise, Odd-Phase Master LO Active Mixer Using a Low Switching Frequency Scheme," *IEEE J. Solid-State Circuits*, vol. 50, pp. 2281 - 2293, Jun. 2015.
- [13] D. Na and T. W. Kim. "A 1.2 V, 0.87–3.7 GHz wideband low-noise mixer using a current mirror for multiband application." *IEEE Microw. and Wireless Components Lett.*, vol. 22, no. 2, pp. 91-93. Feb. 2012.
- [14] L. Liu, K. Zhang, Z. Ren, X. Zou, Z. Lu, and D. Liu, "Wideband CMOS mixer using differential circuit transconductance linearization technique." In Radio-Frequency Integration Technology (RFIT), 2015 IEEE International Symposium on, pp. 121-123, 2015.
- [15] B. Liu, F. Fan, H. Zhang, and C. Zeng, "A wideband down conversion mixer with dual crosscoupled loops for software defined radio." *In 2015 IEEE International Symposium on Circuits and Systems (ISCAS)*, pp. 990-993, 2015.