A Digital Background Correction Technique Combined with DWA for DAC Mismatch Errors in Multibit ΣΔ ADCs

Hossein Pakniat, Mohammad Yavari, and Reza Lotfi*

Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran

* Department of Electrical Engineering, Ferdowsi University of Mashad, Mashad, Iran

E-mail: myavari@aut.ac.ir

Abstract—A digital background correction technique combined with data weighted averaging (DWA) algorithm is presented to overcome the digital-to-analog converters (DACs) unit element mismatch errors in multibit sigma-delta modulators (ΣΔMs). This technique needs a background measurement process. The circuit-level simulation results confirm the validity of the measurement process and the system-level simulation results are provided to verify the usefulness of this correction technique in lower oversampling ratios (OSRs). This method enhances the peak signal-to-noise and distortion ratio (SNDR) about 11.5 dB with respect to the DWA algorithm when the OSR is 8.

I. INTRODUCTION

Using multibit quantization in sigma-delta modulators (ΣΔMs) enhances the stability and accuracy, relaxes the design of opamps, reduces the total quantization noise power, and helps the designer to decrease the oversampling ratio (OSR). Any decrease in OSR will lead to an increase in bandwidth provided that the reference clock of the system is fixed. Nonetheless, the unit elements of a multibit DAC, used in the feedback path, have inherent mismatches due to the fabrication processes. This limits the total accuracy of the modulator and results in harmonic distortion in the modulator’s output spectrum since the outermost DAC mismatch errors are directly added with the input signal.

Several mismatch shaping algorithms have been presented thus far. DWA family and tree structure are examples of mismatch shaping algorithms [1, 2]. Using these mismatch shaping techniques, the DAC mismatch-induced errors can be adequately suppressed in the signal bandwidth if the OSR is sufficiently high (say, 16 or higher). However, in broadband applications where a low OSR should be used, the mismatch shaping techniques become ineffective even if a second-order mismatch shaping was employed [3]. A second order mismatch shaping technique (NS-DEM) is presented in [4]. It uses an accumulator and a differentiator before and after the feedback DAC, respectively, leading to a first order shaping. It also uses DEM and altogether has a second order mismatch shaping. As mentioned in [4], the accumulator is prone to overflow. The occurrence of the overflow depends on the input signal frequency and amplitude. The lower the frequency and the higher the signal amplitude, the more frequently it overflows. When overflow occurs frequently, the noise shaping is affected and hence the performance of the ΣΔM is degraded. Higher order mismatch shaping techniques also have significant latency. Using them in feedback path of ΣΔMs can cause instability when the sampling frequency is high. Hence, in wideband applications, the digital calibration and correction techniques can be used.

In this paper a novel technique is proposed to estimate the DAC mismatch-induced errors. The correction time of this technique is exactly deterministic and does not depend on the input signal frequency and amplitude. This technique has excellent accuracy with low measurement time. It just requires a current source, a comparator, a counter and a divider to estimate the error. The correction part is similar to [5]. In this paper a novel technique is proposed to estimate the DAC mismatch-induced errors. The correction time of this technique is exactly deterministic and does not depend on the input signal frequency and amplitude. This technique has excellent accuracy with low measurement time. It just requires a current source, a comparator, a counter and a divider to estimate the error. The correction part is similar to [5].

In Sect. II the idea of correction is described. The proposed error measurement idea is presented in Sect. III. In this Sect. the hardware requirements of the proposed technique are also expressed. The simulation results are presented in Sect. IV. Finally, Sect. V concludes the paper.
II. PROPOSED CORRECTION TECHNIQUE

The block diagram of a multibit \( \Sigma \Delta M \) along with its DAC correction block is shown in Fig. 1. The modulator’s output signal is given by:

\[
y(k) = x(k) \otimes \text{stf}(k) + n_y(k) \otimes \text{ntf}(k) + \left( \sum_{j=1}^{M} b_j(k) e_j \right) \otimes \text{etf}(k)
\]

where \( \otimes \) is the convolution operator, \( n_y(k) \) is the quantization noise, \( \overline{e} \) is a vector of the DAC’s errors, and \( \text{stf}(k) \), \( \text{ntf}(k) \) and \( \text{etf}(k) \) are the impulse responses of \( y(k) \) to \( x(k) \), \( n_y(k) \) and \( \overline{e} \), respectively. In Fig. 1, \( \overline{b} \) is a vector of quantizer output thermometer codes while \( \text{etf}'(k) \) and \( \overline{e} \) denote the estimation of \( \text{etf}(k) \) and \( \overline{e} \), respectively. The vector \( \overline{e} \) will be obtained in the next section. The first term in (1) is the desired output. The second term is the shaped quantization noise whose effect in the signal bandwidth is negligible. The third term is the DAC’s error transferred to the output.

The \( \overline{b} \) and \( \text{etf}'(k) \) are known. By estimating \( \overline{e} \), we would be able to reduce the 3rd term in (1). The error cannot be eliminated unless the \( \text{etf}'(k) \) and \( \overline{e} \) be measured exactly. In the proposed technique, this error is reduced and then the remaining part of the error is shaped by DWA. Using DWA reduces the sensitivity of the final result to the estimation accuracy of \( \overline{e} \) and \( \text{etf}(k) \). Measurement of \( \overline{e} \) is sufficiently accurate but the estimation of \( \text{etf}(k) \) is not so accurate. In a specific \( \Sigma \Delta M \), \( \text{etf}(k) \) is theoretically determined which differs from the real measurements because of the analog circuit non-idealities. Hence, the corrected output signal is given by:

\[
y_{\text{out}}(k) = y(k) - \left( \sum_{j=1}^{M} b_j(k) e_j' \right) \otimes \text{etf}'(k)
\]

If \( |\text{ETF}'(e^n)| \approx 1 \) over the signal bandwidth, then there is no need to implement \( \text{etf}'(k) \). This condition is usually true in most \( \Sigma \Delta M \)s where a unity signal transfer function (STF) is employed due to advantageous properties of a unity STF [7]. Hence, in this case, the outermost DAC error transfer function is the same as STF. Therefore, the simulation results are reported with \( \text{etf}'(k) = 1 \).

III. MEASUREMENT OF DAC’s MISMATCH ERRORS

Assume an \( N \)-bit switched-capacitor DAC with \( 2^N-1 \) unit capacitors works as usual and an additional capacitor is used for measurement process. The nominal value of capacitors is \( C \) and the real value of \( j \)th capacitor is \( C_j = C + (1+e_j) \). Different values of capacitors cause different charging times of capacitors; therefore by measuring the charging time of all capacitors, their errors can be estimated. It takes \( 2^N \) measurement phases \( (\phi_1, \ldots, \phi_{2^N}) \), to measure the error of all unit capacitors. Time duration of each measurement phase is \( T \). During \( \phi_j \), \( C_j \) is selected for measurement and the additional capacitor takes its place. As illustrated in Fig. 2, firstly, \( C_j \) is discharged through \( M_1 \), when \( \phi_d \) is high. After discharge of \( C_j \) at negative edge of \( \phi_d \), \( M_1 \) turns on and \( \phi_j \) gets low. When \( \phi_j \) becomes low, \( C_j \) is charged by the fixed current source, \( I_{\text{ref}} \) and capacitor voltage, \( V_C \), linearly increases from zero to a specific voltage, \( V_{\text{ref}} \), so we have:

\[
V_C = \frac{1}{C_j} \int_0^{t_j} I_{\text{ref}} \, dt = \frac{1}{C_j} I_{\text{ref}} t_j = V_{\text{ref}}
\]

During \( t_j \), \( V_{\text{out}} \) is high (\( V_C < V_{\text{ref}} \)) and \( \phi_d \) is low; therefore, system clock pulses, \( CLK \), is applied to a counter and the number of system clock pulses, \( a_j \), is counted by the counter. When \( V_C \) exceeds \( V_{\text{ref}}, V_{\text{out}} \) gets low and counter stops. At next positive edge of \( \phi_d \) the output of counter is latched by a digital unit to estimate the vector error \( \overline{e} \) by using (6) and \( C_j \) is discharged to be used in modulator at the end of \( \phi_j \).

As depicted in (4), \( t_j \) is proportional to \( C_j \). Also, it is approximately an integer multiple, \( a_j \), of the system clock period, \( T_{\text{clk}} \).

\[
t_j = \frac{1}{I_{\text{ref}}} C_j V_{\text{ref}} = a_j T_{\text{clk}}
\]

where \( a_j \) is the integer number of clock pulses counted by counter in \( j \)th measurement time, and \( T_{\text{clk}} \) is the time period of system clock. There are \( 2^N \) different values \( (a_1, a_2, \ldots, a_{2^N}) \) for different \( C_j \) (\( j=1, 2, \ldots, 2^N \)). \( a_1, a_2, \ldots, a_{2^N} \) are the integer numbers approximately proportional to \( (1+e_1),(1+e_2), \ldots \) and \( (1+e_{2^N}) \), respectively. The \( 2^N \)-th unit capacitor of DAC is used as the reference capacitor for correction. It means that the errors of other capacitors are normalized by the error of the \( 2^N \)-th capacitor. This is illustrated in (5). As an advantage, this normalization eliminates the effects of non-idealities of analog circuits, such as offset errors of both comparator and current source and gain error of \( \text{etf}(k) \), on measurements.

\[
\frac{1+e_j}{1+e_{2^N}} = \frac{a_j}{a_{2^N}}, \quad j=1,2,\ldots,2^N-1
\]

Assume \( e_{2^N} \ll 1 \) and hence \( 1+e_{2^N} \approx 1 \), so the relation (5) can be rewritten as:
where \( e_j' \) is the estimated value of \( e_j \).

For example, assume \( V_{REF} = 0.4\text{V} \), \( I_{REF} = 2\text{nA} \) and \( T_{CLK} = 25\text{ns} \), then \( C_j = 0.25 \times 1.0022\text{pF} \) leads to \( a_j = 2004 \) and \( C_{2N} = 0.25\text{pF} \) gives \( a_{2N} = 2000 \). According to (6), \( e_j = 0.0022 \) results in \( e_j' = 0.0002 \).

The accuracy of estimation of \( e_j' \) depends on the value of \( a_{2N} \). Minimum error of \( e_j \) is \( 1/a_{2N} \). The greater \( a_{2N} \), the more accurate is \( e_j' \). Considering (4), \( a_{2N} \) is directly proportional to \( V_{REF} \) and \( C_{2N} \), and inversely proportional to \( I_{REF} \). \( C_{2N} \) is fixed and \( V_{REF} \) limited to less than \( 0.4\text{V} \). \( I_{REF} \) is the only free parameter. Any decrease in \( I_{REF} \) results in increasing of \( a_{2N} \), and consequently the measurement accuracy increases.

The number of bits of counter \( (n_b) \) and the measurement time should satisfy (7) and (8), respectively. A good suggestion for the value of \( a_{2N} \) for measurement error less than 0.0005, could be 2000 results in \( n_b = 11 \) and measurement time \( 2000 \times 2^2 \times T_{CLK} \).

\[
2^n > \max(a_j) \quad \text{for} \quad j = 1, 2, \ldots, 2^N \quad (7)
\]

\[
T_{\text{measurement}} > \left( \sum_{j=1}^{2^N} a_j \right) \times T_{CLK} \quad (8)
\]

The proposed technique needs a comparator, a wide-swing cascode current source in nano ampere range, a counter, a divider and some switches. The comparator and the current source are common for measurement of all capacitors and their errors would not be important. So, the design of them as two analog parts of measurement circuit is not challenging at all. The current noise of analog circuit is negligible because the transistors of circuit have a very low gm. Also, considering (3), the current noise has no DC component to charge the capacitor. The other parts of measurement circuit are digitally implemented. As shown in Fig. 1, \( eff(k) \) should also be implemented. If \( |ETF(e^n)| \approx 1 \) over the signal bandwidth then the \( eff(k) \) can be substituted by \( eff'(k) = -1 \) (i.e. no digital filter is used). A phase generation unit is needed to generate the measurement phases. Also, a logic circuit is responsible for implementation of DWA.

IV. SIMULATION RESULTS

A circuit-level simulation was done in HSPICE to verify the validity of capacitor measurement of section III. 32 capacitors were used as capacitor bank of DAC with nominal value \( C = 0.25\text{pF} \). A 1.5% mismatch was introduced to capacitors. Alternatively, the value of capacitance was measured by the proposed circuit shown in Fig. 2 with \( V_{REF} = 0.4\text{V} \), \( I_{REF} = 2\text{nA} \) and \( T_{CLK} = 25\text{ns} \). The standard deviation of difference between the real and measured values was 0.0003. This indicates that the measurement process has reduced the mismatch amount from 1.5% to 0.09%. According to (7) and (8), the number of bits of counter was \( n_b = 11 \) and the measurement time was less than \( 2000 \times 2^2 \times 25\text{ns} \). HSPICE simulation results for one of the capacitors is illustrated in Fig. 3. As shown in Fig. 3 that the capacitor voltage is charged linearly versus the time. Hence the simulated wide swing nano ampere current source (Fig. 2) worked correctly so it can be implemented in practice. The real and measured values of capacitors were used in the system-level simulations. The measured values were used in digital unit for correction and the real values were used as DAC’s unit capacitors.

A single-loop 5th-order low pass \( \Sigma \Delta M \) with a 5-bit quantizer was simulated using MATLAB and Simulink to verify the validity of the proposed digital background correction technique. The input signal was a -4.4 dBFS sine wave with a frequency of \( f_s / 512 \) and an OSR of 8. Fig. 4 shows the modulator output spectrum in four different cases: real DAC, ideal DAC, real DAC with DWA algorithm and real DAC with the proposed correction technique. In Fig. 5 the SNDR versus the amplitude of input signal is shown when the ideal case, DWA algorithm and the proposed correction technique are separately utilized. Table 1 summarizes the simulation results for different mismatch values among the DAC unit elements, where the measurement time of both mismatch values is \( 2000 \times 2^2 \times 25\text{ns} \).

\[\text{Figure 2. Capacitor measurement circuit.}\]

\[\text{Figure 3. HSPICE simulation result of Fig. 2 for a unit capacitor (C = 0.25 pF).}\]
V. CONCLUSIONS

A combination of DWA algorithm and a digital background correction technique was proposed to correct the DAC mismatch errors in multibit ΣΔMs. The proposed technique corrects the main part of the mismatch-induced errors in low OSRs where the error shaping techniques do not work properly. The remaining part is shaped by DWA algorithm. This combined technique approximately eliminates the nonlinear effects of DAC. Its advantage over DWA is more obvious when the amount of the mismatch is large. The error measurement part of this technique needs less than $2^{11+N}$ system clock periods.

![Output PSD with (a) ideal DAC and real DAC, (b) DWA DAC, and (c) proposed technique, (%1.5 Mismatch).](image)

**Figure 4.** Output PSD with (a) ideal DAC and real DAC, (b) DWA DAC, and (c) proposed technique, (%1.5 Mismatch).

<table>
<thead>
<tr>
<th>Table I. Summary of Simulation Results.</th>
</tr>
</thead>
<tbody>
<tr>
<td>DAC type</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Real DAC</td>
</tr>
<tr>
<td>DWA</td>
</tr>
<tr>
<td>Proposed technique</td>
</tr>
<tr>
<td>Ideal DAC</td>
</tr>
</tbody>
</table>

**REFERENCES**


