

A Digital Method for Offset Cancellation of Fully Dynamic Latched Comparators

Alireza Ahrar
Department of Electrical Engineering
Amirkabir University of Technology
Tehran, Iran
alireza.ahrar@aut.ac.ir

Mohammad Yavari
Department of Electrical Engineering
Amirkabir University of Technology
Tehran, Iran
myavari@aut.ac.ir

Abstract— In this paper, we have proposed a two-phase high precision digital offset cancellation method for dynamic latched comparators. The proposed method's first phase is weight balance control, and the second phase is named body bias control. The first phase reduces the offset of the comparator up to a few millivolts, and the second phase alleviates this amount to some decades of microvolts. The main reason for using the second phase is the weight balance calibration's sensitivity to the input pairs sizes and kickback noise. A retiming method is used to control the thermometer code DAC switching activities and minimize the glitches. The thermometer DAC structure is used for the body bias control method instead of R-2R DAC to ensure the body bias controller's monotonic signal. Circuitry simulations are done using Cadence with 180 nm standard CMOS technology under 1 V power supply. A strong-arm dynamic latched comparator is used for our calibration study. Before calibration, the input offset has three times of standard deviation equal to 19.56 millivolts. The weight balance control offset method has reduced this amount to almost 2.8 millivolts. Finally, the fully-calibrated comparator results have an offset equal to 363 microvolts. The calibration clock is set to be 33.3 MHz. Our offset cancellation prepares 53.9 times improvement in the input offset of the comparator using 389 microwatts.

Keywords—offset cancellation, weight balance control, body bias control, thermometer code, retiming method.

I. INTRODUCTION

Comparators are the building blocks that transfer an analog value to a digital level, and this feature has made them an inseparable component of analog-to-digital converters (ADCs). Scaling the size of devices in advanced CMOS technologies will be contemporary with the power supply voltage reduction and will increase the speed of ADCs quickly. Here is the point that comparators limit ADCs function, and we have to concern about improvement in their role [1-2].

In most cases, voltage comparators, including the open-loop comparators, preamplifier-based latched comparators, and fully dynamic latched comparators, are the best choice for ADCs. Open-loop comparators don't have a clock-wised operation and work continuously with time and consume static power. Also, this structure has a limited gain-bandwidth product, and this causes a slow speed. Preamplifier-based latched comparators have improved open-loop comparator's speed using a latch stage. Also, they have low input offset, but their preamplifier consumes static power as in the previous structure. Fully dynamic latched comparators have overcome this issue. Their preamplifier only works in the comparison phase, and because of this, they only have dynamic power consumption. This fact has made the fully dynamic latched comparator structure the best choice for ADC applications [3-5].

Fully dynamic latched comparators use a positive feedback mechanism by one pair of cross-coupled inverters called latch to convert an input voltage to a full-scale digital level sharply. Nonetheless, this structure's accuracy is limited by the random offset voltage originating from the device mismatches, including threshold voltage V_{TH} , internal parasitic, external load capacitance mismatches, and current factor β ($=\mu C_{ox}W/L$). Therefore, the offset voltage is one of the main concerns in dynamic latched comparator design [6].

Offset cancellation techniques have been introduced that usually, we call them calibration in ADC works. Depending on the operation time, we can classify them into two groups, foreground and background. Background calibration is performed during normal ADC operation, but it requires at least one additional clock cycle for each ADC conversion. In the foreground calibration, the offset correction is performed during the ADC startup. Hence, it is relatively easier than background calibration to implement and is suitable for most ADC topologies [7-8]. The main fact that makes us need to use background offset calibration is their ability to follow PVT effects caused by environmental changes that are impossible to do by foreground methods.

Here we have categorized offset cancellation methods into 4 groups. The first three classes use impedance tuning, current tuning, and voltage tuning. The fourth group uses specific circuits to cancel the input offset. In literature, we can see [9] has used an impedance tuning in which a control logic controls the body bias of the input pair of the comparator using an impedance array. This will cause a level change in the comparator's output terminals, and step-size of the body bias changes make us sure about the accuracy of the offset cancellation method. References [7] and [10] have exploited current tuning methods; in [10], an extra input pair has been used, and two current sources charge and discharge the input capacitances of the extra pair, and a controller logic controls this current injection. This method is limited by the current injection step's accuracy and mismatches of the extra pair. Reference [7] has overcome this issue by controlling the tail current of exploited pairs. Offset cancellation is made using the main pair's current tuning employing two extra pairs. One of them has a heavier left transistor, and the other has a heavier right transistor. Three pairs current is controlled by some of the logic gates connected to their source pins and controlled by three counters and try having the same weights for the right and left sides. Digital implementation of current tuning has helped us achieve better performance. Voltage tuning methods also have the same scheme but different in implementation. Reference [11] exploits a voltage tuning method and offset canceled using an additional pair that its input voltage is controlled by tunable voltage signals controlled by up/down counters. The fourth group of offset cancellation methods use extra circuits; References [12] and [13] have used this method. In




Fig.3. A double-tail dynamic latched comparator.




Fig.4. A strong-arm dynamic latched comparator.




Fig.5. Block diagram of weight balance control method.




Fig.6. Gates Block.

Fig. 4 illustrates a structure called the "strong-arm" dynamic latched comparator used in [9]. The pre amplification stage is neglected in this structure and has made this structure the best choice for ultra-low-power applications like SAR ADC architectures. To further decrease the strong-arm dynamic latched comparator's offset voltage, analog or digital controlled offset voltage compensation techniques are suggested.

Reference [16] has prepared a comparison between the double-tail and strong-arm architectures in the same condition based on noise, offset, and speed. As a consequence of its smaller noise bandwidth, the strong-arm latch displays 15% lower input-referred noise than a double-tail comparator; Although the double-tail's input-referred noise is moderately higher, it will be supply-independent. The double-tail also gives a shorter regeneration time. As reported in [16], this shortens regeneration time by 20%. As the double-tail comparator decouples latency and regeneration, each can be separately optimized. Withdrawal from the double-tail structure, such as more integration stages in the dynamic amplifiers, worsens noise lightly. Although the strong-arm latch is the most compact regenerative comparator, it requires a well-controlled input common-mode voltage and a minimum supply voltage. This runs counter to the trend in scaled CMOS, and because of this, conventional technologies like 65nm (reference [9]) prefer using the strong-arm architecture. Still, newer technologies like 28nm (reference [17]) use the double-tail topology to overcome the mentioned issues. Usually, an

offset cancellation method is used for strong-arm structures, and we will propose one in the next section.

III. OFFSET CANCELLATION METHOD

Our proposed offset cancellation is composed of two phases with long and small step accuracies. The first phase is called weight balance control calibration and uses long steps for offset cancellation, and the second one is the body bias control calibration method with small operation steps. We will explain our method in the following parts.

A. Weight balance control offset cancellation method

The weight balance offset cancellation method uses three input pairs instead of one with the same drain and gate pins and the difference in their source pin connections. We call these three pairs the middle, right, and left pair according to their weight, as the middle pair has two equal-sized transistors, the right pair uses a heavier transistor for its right side, and finally, the left pair owns a heavier left side. Fig. 5 depicts this method block diagram.

The drain-source current for an N-type MOSFET working in the subthreshold region can be determined by Eq.1

$$I_{DS} = KU_T^2 e^{1.8} \exp\left(\frac{V_{GS} - V_t}{nU_T}\right); \quad (1)$$

$$K = \mu_n C_{ox} \frac{W}{L}$$




Fig.7. Weight balance logic implementation

Where U_T is the thermal voltage, V_{GS} shows the transistor's gate-source voltage, and V_t is the transistor's threshold voltage.

Also, μ_n is the electron's surface mobility, C_{OX} is the capacitance per unit area of the gate electrode, W and L show transistor size, summarized in K . For the comparator's input pair, if there were no mismatches in the circuit, the drain-source current of both transistors would be the same and equal to half of the tail current and consequently no offset. As determined in [7], the offset will correlate with some parameters of Eq. 1, and this correlation is shown in Eq. 2

$$V_{offset} = nU_T \ln\left(\frac{K_2}{K_1}\right) \quad (2)$$

Therefore, three used pairs help us achieving a balanced right and left side.

As we depicted in Fig. 5, three pairs are connected to a control logic through some gates called gates block. The gates block structure is shown in Fig. 6. It shows 4 "and gates" connected to the gate pin of binary-weighted transistors (binary fingering is used) that are controlled by calibration clock and 4 other terminals powered by weight balance controller.

The circuit's operation is such that **first**, the input pairs are connected to the common-mode voltage; the 4 terminals connected to the middle pair's "gates block" are high, and




Fig.8. (a) retiming logic and (b) control logic for body bias control method .

the other pairs 4 terminals are low; a comparison is made and shows us which side has a heavier weight caused by the mismatch. **Second**, we start reducing the number of gates connected to the middle pair and increase the lighter side weight in a binary-weighted scheme. This process will continue until 16 comparisons are made, and the process is controlled by a control logic shown in Fig. 7. ON and OP are the outputs of the comparator, and ONI and OPI represent their inverse. This type of naming is used in the strong-arm dynamic latched comparator shown in Fig. 4.

The weight balance control offset cancellation using 4-bit-counters helps us decrease the offset to some millivolts. We ignore using more bits because of the method's sensitivity to the input pairs sizes and kickback noise. Thus, we exploit the second phase to improve the input offset voltage to some decades of microvolts.

B. Body bias control offset cancellation method

The second phase of offset cancellation exploits a precise method called body bias control. This method changes the body bias of input pairs in a successive algorithm. When the output toggles, offset cancellation is finished, so the control logic will have no changes anymore. During changing one side body bias, the counter side bulk is grounded.

Implementation blocks of the body bias control method are shown in Fig. 8. Due to the reference [20], we have again used a retiming method to minimize the glitches and maybe the switches' turn off effects, such as channel charge

injection or clock feedthrough. Also, a thermometer code ladder is used instead of R-2R DAC, and because of this, we will be sure about the monotonicity of the body bias voltage controller.

This method's most important bottleneck is its high power dissipation, but we will have no choice for high precision comparators. Fig. 8 illustrates the method's implementation block diagram.

IV. SIMULATION RESULTS

Circuitry simulations are done using Cadence with 180 nm standard CMOS technology under 1 V power supply. The strong-arm dynamic latched comparator shown in Fig. 4 is used for our calibration study and designed in a way to have less than 246.8 microvolts input-referred noise. Fig. 9 shows the Monte-Carlo simulation for the comparator architecture, considering both mismatch and process variation parameters. As shown in Fig. 9, the output's transition level's threshold voltage will change due to the mentioned effects. Fig. 10 shows the data histogram and normal distribution with fitting plots. As shown in Fig. 10 a, an input offset has a mean equal to 222 microvolts and a standard deviation of 6.52 millivolts, so we have assumed the three times of standard deviation as the comparator's input offset, which is equal to 19.56 millivolts. The weight balance control offset method has reduced this amount to almost 933 microvolts and is assumed to be 2.8 millivolts for 99% assurance. Finally, Fig. 10 c shows the fully-calibrated comparator results, which has an offset equal to 363 microvolts. Power dissipation for different parts of the calibration is mentioned in table 1. As we mentioned before, the body bias control method has high power dissipation but high precision, and its power dissipation is dominants compared with other parts. The calibration clock is set to be 33.3 MHz. Our offset cancellation prepares 53.9 times improvement in the input offset of the comparator.

TABLE I. POWER OF THE CIRCUIT

Power Dissipation		
<i>Without calibration</i>	<i>Weight balance calibration</i>	<i>Body bias calibration</i>
2.27 μ W	31.7 μ W	355 μ W

V. CONCLUSION

A two-phase high precision digital offset cancellation method for dynamic latched comparators is presented. This method exploits a scheme called weight balance control as its first phase and another method called body bias control as the second phase. The first phase reduces the offset of the comparator up to a few millivolts, and the second phase mitigates this amount to some decades of microvolts. We ignore using the weight balance calibration for more bits because of its sensitivity to the input pairs sizes and kickback noise. A retiming method is used to control turn on-turn off activities of the switches and minimizing the glitches. A thermometer ladder structure is used for the second phase instead of R-2R DAC to ensure the body bias controller's monotonic signal. Resistors are realized using poly devices. The calibration clock is set to be 33.3 MHz. Under 1 V supply, we have achieved 53.9 times better offset using 389 microwatts.







Fig.9. Output transition point variation due to mismatch and process.



(a)



(b)



(c)

Fig.10. Offset distribution (a) before offset cancellation, (b) only weight balance controller, (c) two offset cancellation phases added.

REFERENCES

- [1] S. Babayan-Mashhadi and R. Lotfi, "Analysis and design of a low-voltage low-power double-tail comparator," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 22, pp. 343-352, Feb. 2013.
- [2] Chi-Hang Chan, Yan Zhu, U-Fat Chio, Sai-Weng Sin, U. Seng-Pan, R. P. Martins, "A Reconfigurable low-noise dynamic comparator with offset calibration in 90nm CMOS," *IEEE Asian Solid-State Circuits Conference*, Nov. 2011.
- [3] P. M. Figueiredo and J. C. Vital, "Kickback noise reduction techniques for CMOS latched comparators," *IEEE Transactions on Circuits and Systems I*, vol. 53, no. 7, pp. 541-545, Jul. 2006.
- [4] B. Razavi, "Principles of data conversion system design," *IEEE Press*, 1995.
- [5] M. Abbas, Y. Furukawa, S. Komatsu, J. Y. Takahiro, K. Asada, "Clocked comparator for high-speed applications in 65nm technology," *IEEE Asian Solid-State Circuits Conference*, Nov. 2010.
- [6] H. Jeon, Y. Kim, M. Choi, "Offset voltage analysis of dynamic latched comparator," *IEEE 54th International Midwest Symposium on Circuits and Systems*, Sept. 2011.
- [7] Shih-Hsing, Wang and Chung-ChihHung, "A 0.3V 10b 3MS/s SAR ADC with Comparator Calibration and Kickback Noise Reduction for Biomedical Applications," *IEEE Transactions on Biomedical Circuits and Systems*, pp. 558 – 569, June 2020.
- [8] M. Ding, P. Harpe, Yao-Hong Liu, B. Busze, K. Philips, and H. de Groot, "A 46 μ W 13 b 6.4 MS/s SAR ADC With Background Mismatch and Offset Calibration," *IEEE Journal of Solid-state Circuits*, vol. 52, no. 2, pp. 423 – 432, Feb. 2016.
- [9] M. Yoshioka, K. Ishikawa, T. Takayama, and S. Tsukamoto, "A 10-b 50-MS/s 820- μ W SAR ADC with On-Chip Digital Calibration," *IEEE Transactions on Biomedical Circuits and Systems*, vol. 4, no. 6, pp. 410-416, Dec. 2010.
- [10] Y. Mekhattillam, S. Mohapatra, N. R. Mohapatra, "Design and calibration of 14-bit 10 KS/s low-power SAR ADC for bio-medical applications," *Springer International Symposium on VLSI Design and Test*, pp. 590-604, 2019.
- [11] Ch. Chan, Y. Zhu, W. Zhang, Seng-Pan U, R. P. Matins, "A two way interleaved 7-b 2.4-GS/s 1-then-2 b/cycle SAR ADC with background offset calibration," *IEEE Journal of Solid-state Circuits*, vol. 53, pp. 850-860, March 2018.
- [12] S. Asghar, S. Saadat Afridi, A. Pillai, A. Schuler, J. M. de la Rosa, I. O'Connell, "A 2-MS/s, 11.22 ENOB, extended input range SAR ADC with improved DNL and offset calculation," *IEEE Transactions on Circuits and Systems I*, vol. 65, pp. 3628-3638, Nov. 2018.
- [13] Y. Chung, Y. Hsu, "A 12-bit 100-MS/s subrange SAR ADC with a foreground offset tracking calibration scheme," *IEEE Transactions on Circuits and Systems II*, vol. 66, pp. 1094-1098, July 2019.
- [14] G. Raut, A. Prasad Shah, V. Sharma, G. Rajput, S. Kumar Vishvakarma, "A 2.4 GS/s power-efficient, high-resolution reconfigurable dynamic comparator for ADC architecture," *Springer Circuits, Systems and Signal Processing*, vol. 39, pp. 4681-4694, Feb. 2020.
- [15] D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, "A double-tail latch-type voltage sense amplifier with 18ps setup+holdtime," *IEEE International Solid-State Circuits Conference, Dig. Tech. Papers*, San Francisco, pp. 314-605, CA, USA, Feb. 2007.
- [16] H. Xu and A. A. Abidi, "Analysis and design of regenerative comparators for low offset and noise," *IEEE Transactions on Circuits and Systems I*, vol. 66, pp. 2817-2830, Aug. 2019.
- [17] M. Bagheri, F. Schembari, N. Pourmousavian, H. Zare-Hoseini, D. Hasko and R. Bogdan Staszewski, "A mismatch calibration technique for SAR ADCs based on deterministic self-calibration and stochastic quantization," *IEEE Transactions on Circuits and Systems I*, vol. 67, pp. 2883-2896, April 2020.
- [18] P. Nuzzo, F. De Bernardinis, P. Terreni and G. Van der Plas, "Noise analysis of regenerative comparators for reconfigurable ADC architectures," *IEEE Transactions on Circuits and Systems I*, vol. 55, pp. 1441-1454, Feb. 2008.
- [19] D. Marche, Y. Savaria and Y. Gagnon, "An improved switch compensation technique for inverted R-2R DACs," *IEEE Transactions on Circuits and Systems I*, vol. 56, pp. 1115-1124, June. 2009.
- [20] M. Nagatoni, H. Nosaka, Sh. Yamanaka, K. Sano and K. Murata, "An ultrahigh-speed low-power DAC using InP HBTs for multi-level optical transmission systems," *Compound Semiconductor Integrated Circuit Symposium (CSICS)*, Oct. 2010.
- [21] H. Mafi, M. Yargholi, and M. Yavari, and S. Mirabbasi, "Digital Calibration of Elements Mismatch in Multirate Predictive SAR ADCs," *IEEE Trans. on Circuits and Systems-I: Regular Papers*, vol. 66, no. 12, pp. 4571-4581, Dec. 2019.
- [22] M. Yousefird and M. Yavari, "Kick-back Noise Reduction and Offset Cancellation Technique for Dynamic Latch Comparator," *Iranian Conference on Electrical Engineering (ICEE)*, Tehran, Iran, May 2021.
- [23] R. Inanlou and M. Yavari, "A 10-Bit 0.5 V 100 kS/s SAR ADC with A New Rail-to-Rail Comparator for Energy Limited Applications," *Journal of Circuits, Systems, and Computers*, vol. 23, no. 2, pp. 1450026-1-18, Feb. 2014.
- [24] Ahrar and M. Yavari, "A 14-bit SAR ADC with Calibration for Comparator Offset and Capacitive DAC Mismatch," *2nd Iranian Conference on Microelectronics*, pp. 1-5, Dec. 2020.